Most voted "architecture-computers" questions
Computer architecture is a set of methods and rules that describe the functionalities and organization of computer systems. Use this tag for questions about: memories, cache memory, CPU instruction sets, micro and macro code, operating system design, execution pipelines, logic circuits or other matters related to the organization and integration of hardware and software components.
Learn more…37 questions
Sort by count of
-
15
votes2
answers4859
viewsWhat is von Neumann’s architecture?
How it works and why it has become the dominant computer model?
memory computer-science architecture-computers computer-theoryasked 7 years, 9 months ago Marcell Alves 2,453 -
15
votes2
answers1826
viewsHow is a program loaded into memory and then executed?
Imagine that I wrote a "hello world" in C. I compiled and generated an executable, then ran it. The result of the build is a binary, which is actually also a set of instructions that will be…
-
11
votes2
answers17350
viewsMinimum bit amount required to represent decimal numbers
I’m making a list of computer architecture and one of the first exercises is pretty basic: What is the minimum amount of bits required to represent in binary each of the decimal numbers without…
-
10
votes2
answers636
viewsWhy does linux have an ISO for each processor architecture?
Hello, I would like to understand why Linux has several ISO's for each type of CPU (AMD64, i386, etc.), because Windows does not need it, and how is compiled for each type of architecture. If…
-
8
votes1
answer1301
viewsWhat is Harvard architecture?
Reading a few things about architecture, in several cases it is compared to Harvard Architecture with Von Neumann Architecture. I found here in the SO this question about What is von Neumann’s…
-
8
votes1
answer812
viewsWhat are the terms RISC and CISC regarding software development?
My teacher mentioned the two terms RISC and CISC, they seem to me to be some kind of architecture. And software that is developed (compiled) for computers that use RISC cannot be run on CISC-type…
-
7
votes1
answer143
viewsMemory addresses
My architecture is 32 bits so my memory addresses are 32 bits? because I was using a debug seeing some codes Assembly and arrived in a part where had a loop , and he was picking up byte by byte of a…
-
7
votes2
answers616
viewsHow do I make my C++ programs multi-architecture (32 and 64 bit)?
Developing a native C++ application using Devcpp and the Mingw compiler, when running the application on another machine I noticed an error regarding the architecture, because my program only runs…
-
7
votes2
answers2973
viewsWhat’s the difference between socket and port?
Developing a app service-oriented, I came across the following question: What is the difference between door and socket within the computational framework?
terminology socket connection networks architecture-computersasked 6 years, 10 months ago Alexandro Campos 81 -
7
votes1
answer5602
viewsWhat is the meaning of the acronyms SISD, SIMD, MISD, MIMD? What is your relationship with programming?
In some answers and questions I see quotations to these acronyms. They usually fit in the following table: | Single data | Multiple data Single instruction | SISD | SIMD Multiple instruction | MISD…
-
6
votes1
answer77
viewsWhat are the real problems for those working with Assembly development?
I am studying the architecture and implementation in MIPS, but as I do not work at low level what I am doing are basic initial exercises in any beginning of learning, I would like to know what are…
software-architecture assembly architecture-computers mipsasked 9 years, 3 months ago Emanoel 1,621 -
6
votes1
answer213
viewsWhat is the architecture of Cleopatra?
There are several basic modern computer architectures. Here at Sopt has some questions, about von Neumann architecture and harvard. Recently, in a small reading, they cited another architecture,…
-
6
votes1
answer81
viewsJava type relationship or other language with processor architecture
Java has the primitive types: int and float, that store at most 32 bits of information, and we also have the types long and double that store 64 bits of information. Does this have or might have…
-
4
votes1
answer293
viewsAssembly compatibility and architectures
I have no experience with low-level Assembly language. What is required to obtain the maximum of cross Platform with that language? I mean, if I just focus on AMD64 (x86-64) I’ll get compatibility…
-
4
votes2
answers254
viewsExecution of Instructions
I’m reading a book on Introduction to Computer Architecture. One excerpt from the book says the following about the RISC interface of processors: "Each instruction typically takes a clock cycle."…
-
4
votes1
answer59
viewsAre there advantages to using little endianess?
Today the main architectures use little endianess. Is there a clear advantage to its use? Should I worry when programming? In what situation?
-
3
votes1
answer724
viewsWhere are the instructions for a processor stored?
I’m studying computer architecture, and I’m very confused about the instruction set of a processor. When we write something, for example, ADD A1, B1, the processor adds the value of the A1 register…
-
3
votes0
answers118
viewsWhat are registers and how do they work?
Market processors present a set of components and internal elements, which perform specific functions. Of these components, registers perform important functions in the processing of instructions.…
-
3
votes1
answer209
viewsIs there a thread, pipeline and core relationship?
Is there any relationship between these elements (thread, pipeline and core of the CPU)? I saw that the pipeline helps a lot when you need to perform many tasks, thus making it easier to harness the…
-
2
votes1
answer108
viewsProcessing calculation of the procesator
Guys, it is possible to calculate the speed of a processor to execute one instruction and several instructions?
architecture-computersasked 9 years, 2 months ago alexsander 483 -
2
votes1
answer449
viewsWhat is the smallest memory unit of a processor?
I wanted to know which is the smallest processor memory drive? Will it be the data loggers or is there anything smaller than them?
-
2
votes1
answer91
viewsISA x Performance
How can the amount of instructions (ISA) affect a system’s performance analysis? Compiler can help improve results?
-
2
votes1
answer129
viewsWhat is the size of the memory according to the size of the address?
I’m having some difficulty answering two questions based on the following information: Hardware support for virtual memory; Works with 1KB pages; Works with 24-bit virtual addresses; Works with…
-
2
votes1
answer115
viewsCan any generated exe run or depend on the platform that was made?
I got some files from DOS operating system with extension .exe and ran them on a virtual machine and DOSBOX emulator. Then I tested them on a physical machine. The result between both: physical…
-
2
votes2
answers780
viewsWhat are these specific purpose registers?
I’m following a book about Computer Architecture and I’m on the register side, but it doesn’t contain any practical examples of how Registers of Specific Purpose. Among them are: PC (Program…
architecture-computersasked 5 years, 4 months ago user152996 -
2
votes1
answer41
viewsRegister state in Calling covention
In the Calling Convention of ABI, the starting prologue of a new stack makes, by default, a push EBP. So far so good, but why do mov EBP, ESP if ESP is already "pointing" to the top, which - in this…
-
2
votes1
answer189
viewsWhy does a program compiled for Linux not run on Windows?
Well, we know that Linux and Windows run on x86 architecture but why a program made for Linux does not run on Windows? Since Windows is multi-architecture, a program made for Windows that runs on…
-
2
votes1
answer139
viewsIn the CPU time equation (Tcpu) what are the number of instructions (IC) and cycles per instruction (CPI)?
Of a slide about computer organization: Performance of instructions A particular programme shall require: a number of machine instructions a certain number of cycles a certain number of seconds…
-
1
votes0
answers83
viewsEndpoint accept object and object array
This is a question that refers more to good practices. The scenario is that I have 2 endpoints to receive a given record. In the first I receive the object and register one by request. In the second…
-
1
votes0
answers31
viewsWhy (0.1 + 0.2 - 0.3) is 5.55111512313e-17?
It seems pretty obvious to us humans that 0.1 + 0.2 - 0.3 is 0 but why when I ask the Python interpreter to perform the following operation: print(0.1 + 0.2 - 0.3) he returns 5.55111512313e-17? It’s…
-
0
votes1
answer222
viewsHave all the machine code programmers who complained about Assembly changed their mind about Assembly?
According to Richard Hamming in the book The Art of Making Science and Engineering, page 26, one of the main complaints of the 1°generation machine code programmers who did not accept the Assembly…
-
0
votes1
answer73
viewsDeclaration of char in memory
Guys I declare a char example : char a ; , it is only 1 byte in size , and supposing it is on a 32-bit architecture , it would not have lost address space , 3 bytes of the address would not be free…
architecture-computersasked 9 years, 1 month ago alexsander 483 -
0
votes1
answer88
viewsMIPS: Label with number(?) on Branch on Not Equal
Okay, I have the following exercise: Taking into account the values present in the registers $t0 = 0x0000001A, $t1 = 0x00000006 and the following code to be executed by the MIPS processor, answer:…
-
0
votes1
answer35
viewsWhy do we name it "word" for a 2-byte sequence?
I’m a beginner in the study of computer architecture, and that name made me a little curious. I’ve seen that there are word’s, doubleword’s and quadword’s. But why it gave name to 2 bytes and not 1…
-
0
votes1
answer161
viewsComputer Architecture - Transistors
I don’t understand for sure, each transistor can be on or off (0-1), but each transistor then equals to 1 byte or 1 bit? So if each transistor equals 1 byte so if I had 8 transistors it would be…
architecture-computersasked 5 years, 4 months ago user152996 -
0
votes0
answers12
viewsHow to implement push instruction in the RISCV pipeline
Good afternoon, everybody! All right? I’m having doubts about how to implement push instruction in the RISCV pipeline (I’ll put it below). This can be done by including new wires, increasing…
-
-6
votes1
answer125
viewsComputer architecture
Assuming a basic video game formed by a processor and a memory to store the game processing and input requests for a joystick, and that the ALU can add up to three different joystick input requests.…
architecture-computersasked 6 years, 7 months ago Bruno Alencar 1